VideoSyncGenerator

Overview

Verilog module that generates the required horizontal and vertical sync signals for a simulated CRT. Made using the book "Designing Video Game Hardware in Verilog" Open-source project by Gabriel Lopez, published on GitHub.

Highlights

• 1 star on GitHub
• Primary language: Verilog
• Open source — view the code and contribute on GitHub

Built with

• Verilog